



pulse is applied at the frequency demultiplier, the cycle described above occurs, in which the clock frequency of the pulses of line 270 is reduced in the manner described. Then only clock pulses of reduced frequency reach the preprocessor 13 via line 271. Preprocessor 13 is thereby delayed in its cycle; it is not yet ready for communication despite the DMA request having been issued. This situation changes the moment an acknowledgement signal is given by the central processor 14, whereby the central processor confirms that its

In FIG. 16, this acknowledgement signal appears as DMA-enable signal in

the output line 272 of the central processor. Thence it is applied via a line branch 273 on the one hand to the clock delay member 268; on the other head,

own communication with the main memory 15 is terminated.

FULL

Oetaks 👺 Text 💹 Image 쁠 HTML









